VHDL Circuit Design and FPGAs with VIVADO and MODELSIM

File Type Create Time File Size Seeders Leechers Updated
Movie 2022-11-20 9.77GB 0 1 9 months ago
Download
Magnet link   or   Save Instantly without Torrenting   or   Torrent download

To download this file, you need a free bitTorrent client such as qBittorrent.

Report Abuse
Tags
VHDL  Circuit  Design  and  FPGAs  with  VIVADO  and  MODELSIM  
Related Torrents
  1. Circuit Design and Simulation with VHDL 2nd ed. - V. Pedroni (MIT, 2010).pdf 10.27MB
  2. VHDL - Modular Design and Synthesis of Cores and Systems (3rd edition) By Zainalabedin Navabi (3rd edition) [LighteningOne] 5.33MB
  3. Digital Circuit Analysis and Design with an Introduction to CPLDs and FPGAs 10.56MB
  4. Digital Circuit Analysis and Design with an Introduction to CPLDs and FPGAs 10.56MB
  5. AlMadhoun A. Circuit Design and Simulation Quick Start Guide...2023 4.29MB
  6. Addison.Wesley.Applying.Domain.Driven.Design.and.Patterns.With.Examples.in.C.Sharp.and.dot.NET.May.2006.eBook-BBL 2.55MB
  7. [FreeCoursesOnline.Me] Coursera - Game Design and Development with Unity 2020 Specialization 4.73GB
  8. mount-and-blade-with-fire-and-sword_id485517ids1s.exe 4.61MB
  9. MySweetApple.23.12.14.Double.BJ.And.Fuck.With.Paolo.And.A.Cock.Toy.XXX.480p.MP4-XXX[XC] 247.08MB
  10. MySweetApple.23.12.14.Double.BJ.And.Fuck.With.Paolo.And.A.Cock.Toy.XXX.1080p.MP4-WRB[XvX] 1.72GB
Files
  1. 01 - Introduction/001 Outline.mp4 29.00MB
  2. 01 - Introduction/19305422-Lec1-VHDL-FPGA-Outline.pdf 176.00KB
  3. 02 - Entity, Architecture and VHDL Operators/008 VIVADO Application_ Shift operators and abs() function simulation in VIVADO.mp4 491.81MB
  4. 02 - Entity, Architecture and VHDL Operators/006 VIVADO Application_ Negative Numbers in VHDL, Positive and Natural Numbers.mp4 361.38MB
  5. 02 - Entity, Architecture and VHDL Operators/011 VIVADO Application_ Power operator __, rem() and mod() simulation in VIVADO.mp4 348.42MB
  6. 02 - Entity, Architecture and VHDL Operators/004 VIVADO Application_ Creating I_O Ports for Different Data Types and Port Pin Num.mp4 337.98MB
  7. 02 - Entity, Architecture and VHDL Operators/009 VHDL Operators, rem, mod, rem, abs, &, __.mp4 152.74MB
  8. 02 - Entity, Architecture and VHDL Operators/002 ARCHITECTURE in VHDL.mp4 148.28MB
  9. 02 - Entity, Architecture and VHDL Operators/007 VHDL Operators, assignment operators, logical ops, logical and arithmetic ops.mp4 147.97MB
  10. 02 - Entity, Architecture and VHDL Operators/005 Data types.mp4 141.12MB
  11. 02 - Entity, Architecture and VHDL Operators/003 Data Objects in VHDL.mp4 103.25MB
  12. 02 - Entity, Architecture and VHDL Operators/001 ENTITY in VHDL.mp4 76.33MB
  13. 02 - Entity, Architecture and VHDL Operators/010 Generic Statement.mp4 53.35MB
  14. 02 - Entity, Architecture and VHDL Operators/19370094-Lec7-VHDL-Operators.pdf 3.28MB
  15. 02 - Entity, Architecture and VHDL Operators/19322286-Lec5-PortDataTypes.pdf 2.45MB
  16. 02 - Entity, Architecture and VHDL Operators/19386060-Lec8-VHDL-GenericStatement.pdf 1.31MB
  17. 02 - Entity, Architecture and VHDL Operators/19308410-Lec2-Entity.pdf 1.14MB
  18. 02 - Entity, Architecture and VHDL Operators/19337018-Lec6-VHDL-Operators.pdf 523.89KB
  19. 02 - Entity, Architecture and VHDL Operators/19316968-Lec3-ArchitecturePart.pdf 504.84KB
  20. 02 - Entity, Architecture and VHDL Operators/19317720-Lec4-DataObjects.pdf 440.46KB
  21. 02 - Entity, Architecture and VHDL Operators/28887560-numeric-std.vhdl 74.08KB
  22. 02 - Entity, Architecture and VHDL Operators/28887558-std-logic-1164.vhdl 14.62KB
  23. 02 - Entity, Architecture and VHDL Operators/28707814-lab2c 483B
  24. 02 - Entity, Architecture and VHDL Operators/28887530-Lab3-P2.vhd 480B
  25. 02 - Entity, Architecture and VHDL Operators/28887550-Lab3-P7.vhd 418B
  26. 02 - Entity, Architecture and VHDL Operators/28887552-lab3-P8.vhd 417B
  27. 02 - Entity, Architecture and VHDL Operators/28887542-lab3-P5.vhd 414B
  28. 02 - Entity, Architecture and VHDL Operators/28887544-lab3-P6.vhd 414B
  29. 02 - Entity, Architecture and VHDL Operators/28887538-Lab3-P4.vhd 407B
  30. 02 - Entity, Architecture and VHDL Operators/28887536-Lab3-P3.vhd 407B
  31. 02 - Entity, Architecture and VHDL Operators/28887526-Lab3-P1.vhd 404B
  32. 02 - Entity, Architecture and VHDL Operators/28707810-lab2b 372B
  33. 02 - Entity, Architecture and VHDL Operators/28707820-lab2d 362B
  34. 02 - Entity, Architecture and VHDL Operators/28707798-lab2a 342B
  35. 02 - Entity, Architecture and VHDL Operators/29115820-lab4-P6.vhd 305B
  36. 02 - Entity, Architecture and VHDL Operators/29115800-lab4-P2.vhd 273B
  37. 02 - Entity, Architecture and VHDL Operators/29115796-lab4-P1.vhd 270B
  38. 02 - Entity, Architecture and VHDL Operators/29115802-lab4-P3.vhd 259B
  39. 02 - Entity, Architecture and VHDL Operators/29115808-lab4-P4.vhd 246B
  40. 02 - Entity, Architecture and VHDL Operators/29115812-lab4-P5.vhd 222B
  41. 03 - Combinational Circuit Design in VHDL/003 VIVADO Application_ Generate Statement, MUX 2x1 and When-Else statement.mp4 493.60MB
  42. 03 - Combinational Circuit Design in VHDL/006 VIVADO Application_ IO Planning Using Vivado.mp4 470.00MB
  43. 03 - Combinational Circuit Design in VHDL/008 Binary Encoders in VHDL.mp4 212.97MB
  44. 03 - Combinational Circuit Design in VHDL/005 MUXES in VHDL, Part-2.mp4 129.41MB
  45. 03 - Combinational Circuit Design in VHDL/004 MUXES in VHDL, Part-1.mp4 119.45MB
  46. 03 - Combinational Circuit Design in VHDL/009 BCD Encoder and BCD to SS Display Converter in VHDL.mp4 112.67MB
  47. 03 - Combinational Circuit Design in VHDL/002 VHDL Generate Statement.mp4 91.41MB
  48. 03 - Combinational Circuit Design in VHDL/001 When and With-Select Statements.mp4 84.81MB
  49. 03 - Combinational Circuit Design in VHDL/007 MUXES in VHDL, Part-3.mp4 82.74MB
  50. 03 - Combinational Circuit Design in VHDL/19824279-Lec11-MUXES-in-VHDL-Part1.pdf 7.25MB
  51. 03 - Combinational Circuit Design in VHDL/19838027-Lec12-MUXES-in-VHDL-Part2.pdf 7.08MB
  52. 03 - Combinational Circuit Design in VHDL/19894532-Lec13-MUXES-in-VHDL-Part3.pdf 3.75MB
  53. 03 - Combinational Circuit Design in VHDL/19497102-Lec9-VHDL-Concurrent-Coding-when-and-with-select.pdf 3.24MB
  54. 03 - Combinational Circuit Design in VHDL/19793137-Lec10-VHDL-GenerateStatement.pdf 2.59MB
  55. 03 - Combinational Circuit Design in VHDL/21169436-Lec14-BinaryEncoders-in-VHDL.pdf 1.63MB
  56. 03 - Combinational Circuit Design in VHDL/21177152-Lec15-BCD-Decoder-and-BCD-to-SS-in-VHDL.pdf 752.11KB
  57. 03 - Combinational Circuit Design in VHDL/29433158-la6.pdf 257.54KB
  58. 03 - Combinational Circuit Design in VHDL/29214850-Lab5.pdf 109.58KB
  59. 03 - Combinational Circuit Design in VHDL/29214840-lab5-P6.vhd 1.04KB
  60. 03 - Combinational Circuit Design in VHDL/29433172-lab6-P4.vhd 702B
  61. 03 - Combinational Circuit Design in VHDL/29433168-lab6-P3.vhd 629B
  62. 03 - Combinational Circuit Design in VHDL/29214842-lab5-P7.vhd 568B
  63. 03 - Combinational Circuit Design in VHDL/29214830-lab5-P4.vhd 426B
  64. 03 - Combinational Circuit Design in VHDL/29433164-lab6-P2.vhd 390B
  65. 03 - Combinational Circuit Design in VHDL/29433160-lab6-P1.vhd 382B
  66. 03 - Combinational Circuit Design in VHDL/29214836-lab5-P5.vhd 372B
  67. 03 - Combinational Circuit Design in VHDL/29214826-lab5-P3.vhd 315B
  68. 03 - Combinational Circuit Design in VHDL/29214816-lab5-P1.vhd 284B
  69. 03 - Combinational Circuit Design in VHDL/29214824-lab5-P2.vhd 269B
  70. 04 - Simulation of VHDL Programs, and Testbench Writing/003 VIVADO Application_ Writing TEST-BENCH and VIVADO Simulation Using TEST-BENCH.mp4 338.89MB
  71. 04 - Simulation of VHDL Programs, and Testbench Writing/001 Testbench writing for the simulation of VHDL programs.mp4 167.19MB
  72. 04 - Simulation of VHDL Programs, and Testbench Writing/002 Example for testbench writing.mp4 121.81MB
  73. 04 - Simulation of VHDL Programs, and Testbench Writing/21222570-Lec17-TestBench-Example.pdf 2.31MB
  74. 04 - Simulation of VHDL Programs, and Testbench Writing/21177396-Lec16-How-to-write-a-test-bench-in-VHDL.pdf 1.96MB
  75. 04 - Simulation of VHDL Programs, and Testbench Writing/29766624-lab7.pdf 207.60KB
  76. 04 - Simulation of VHDL Programs, and Testbench Writing/29766648-Lab7-P8.vhd 1.28KB
  77. 04 - Simulation of VHDL Programs, and Testbench Writing/29766650-Lab7-P9.vhd 1.25KB
  78. 04 - Simulation of VHDL Programs, and Testbench Writing/29766646-Lab7-P7.vhd 1.05KB
  79. 04 - Simulation of VHDL Programs, and Testbench Writing/29766644-Lab7-P6.vhd 406B
  80. 04 - Simulation of VHDL Programs, and Testbench Writing/29766626-Lab7-P1.vhd 349B
  81. 04 - Simulation of VHDL Programs, and Testbench Writing/29766640-Lab7-P5.vhd 282B
  82. 04 - Simulation of VHDL Programs, and Testbench Writing/29766638-Lab7-P4.vhd 279B
  83. 04 - Simulation of VHDL Programs, and Testbench Writing/29766636-Lab7-P3.vhd 173B
  84. 04 - Simulation of VHDL Programs, and Testbench Writing/29766630-Lab7-P2.vhd 95B
  85. 05 - Simulation Using MODELSIM/001 Simulation using modelsim, a basic example.mp4 88.80MB
  86. 05 - Simulation Using MODELSIM/003 Displaying Signal Values Using Modelsim.mp4 87.25MB
  87. 05 - Simulation Using MODELSIM/002 ModelSim Simulation of VHDL Codes with TestBenches.mp4 64.41MB
  88. 05 - Simulation Using MODELSIM/004 Simulating VHDL Codes With Modelsim Without Using TestBenches.mp4 59.40MB
  89. 05 - Simulation Using MODELSIM/37730452-modelSim.pdf 76.65KB
  90. 05 - Simulation Using MODELSIM/37732026-modelSim1.pdf 27.62KB
  91. 05 - Simulation Using MODELSIM/37732058-f-xyz-TB.vhd 1.29KB
  92. 05 - Simulation Using MODELSIM/37904520-dispSignalVal1.vhd 819B
  93. 05 - Simulation Using MODELSIM/37904736-f-xyz.vhd 245B
  94. 05 - Simulation Using MODELSIM/37732052-f-xyz.vhd 245B
  95. 05 - Simulation Using MODELSIM/37732062-prog1.vhd 193B
  96. 06 - User Defined Data Types, Constrained and Unconstrained Arrays, Matrices in VHDL/003 Matrices and 3D arrays in VHDL.mp4 263.61MB
  97. 06 - User Defined Data Types, Constrained and Unconstrained Arrays, Matrices in VHDL/004 MODELSIM Simulation for user-defined data type attributes.mp4 199.08MB
  98. 06 - User Defined Data Types, Constrained and Unconstrained Arrays, Matrices in VHDL/002 Unconstrained arrays and port arrays.mp4 163.73MB
  99. 06 - User Defined Data Types, Constrained and Unconstrained Arrays, Matrices in VHDL/001 User defined data types and contrained arrays in VHDL.mp4 141.97MB
  100. 06 - User Defined Data Types, Constrained and Unconstrained Arrays, Matrices in VHDL/21379498-Lec20-MatricesAnd-3DArrays.pdf 2.24MB
  101. 06 - User Defined Data Types, Constrained and Unconstrained Arrays, Matrices in VHDL/21298066-Lec18-User-Defined-Data-Types-ConstrainedArrays.pdf 1.45MB
  102. 06 - User Defined Data Types, Constrained and Unconstrained Arrays, Matrices in VHDL/21364516-Lec19-UnConstrainedArrays.pdf 1.28MB
  103. 06 - User Defined Data Types, Constrained and Unconstrained Arrays, Matrices in VHDL/37995088-attributes.pdf 166.31KB
  104. 06 - User Defined Data Types, Constrained and Unconstrained Arrays, Matrices in VHDL/37995094-attributes-A.vhd 1.16KB
  105. 06 - User Defined Data Types, Constrained and Unconstrained Arrays, Matrices in VHDL/37995092-attributes-10.vhd 1.05KB
  106. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/006 VIVADO Application_ Parallel Operation, Signal Objects vs Variable Objects.mp4 430.02MB
  107. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/011 MODELSIM Simulation_ Clock Division in VHDL, Part-1.mp4 248.87MB
  108. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/009 MODELSIM Simulation_ Signal Object Behavior-2.mp4 239.83MB
  109. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/008 MODELSIM Simulation_ Signal Object Update is NOT Immediate.mp4 138.71MB
  110. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/002 JK Flip-Flop, T Flip-Flop, Counter and MUX implementation in VHDL using Process.mp4 134.28MB
  111. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/004 Clock divider (frequency divider) implementation in VHDL.mp4 122.01MB
  112. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/003 Clock divider digital circuits.mp4 112.80MB
  113. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/007 MODELSIM Simulation of T type Flip-Flop.mp4 99.98MB
  114. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/001 Process, if-then-else, D-flip flop in VHDL are explained.mp4 96.40MB
  115. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/005 SS Display Driver Implementation in VHDL.mp4 93.64MB
  116. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/010 MODELSIM Simulation_ Clock Division in VHDL, Part-1.mp4 75.66MB
  117. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/21578032-Lec24-ClockDivider-in-VHDL.pdf 3.91MB
  118. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/21390104-Lec22-Mux-JK-and-T-FlipFlop.pdf 1.82MB
  119. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/21381262-Lec21-SequentialCircuits-ProcessDFlipFlop.pdf 1.32MB
  120. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/21592306-Lec25-SS-Display-in-VHDL.pdf 724.27KB
  121. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/21396628-Lec23-ClockDivider-Circuits.pdf 379.34KB
  122. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/38043020-TFFSim.pdf 45.46KB
  123. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/38188330-signalOBJ-Behavior2.pdf 27.75KB
  124. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/38189790-clockDivider-S-V.vhd 1.27KB
  125. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/38189774-clockDividerS.vhd 747B
  126. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/30246074-lab10-Prog-3.vhd 744B
  127. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/30246070-lab10-Prog-2.vhd 736B
  128. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/30246066-lab10-Prog-1.vhd 729B
  129. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/38189782-clockDividerV.vhd 728B
  130. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/38188310-signalObjBehavior.vhd 655B
  131. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/38043024-TTFF.vhd 586B
  132. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/38188584-clockGeneration-Part1.vhd 545B
  133. 07 - Sequential circuits, process, clock divider, sample seq. circ. implementations/38044492-signalObjBehavior-A.vhd 513B
  134. 08 - VHDL Statements, Wait, Wait On, Wait Until, Wait For and CASE/001 VHDL Statements, Wait, Wait On, Wait Until and Wait For.mp4 136.18MB
  135. 08 - VHDL Statements, Wait, Wait On, Wait Until, Wait For and CASE/002 Case Statement.mp4 58.41MB
  136. 08 - VHDL Statements, Wait, Wait On, Wait Until, Wait For and CASE/30186382-Lec-CaseStatement-in-VHDL.pdf 1.04MB
  137. 08 - VHDL Statements, Wait, Wait On, Wait Until, Wait For and CASE/21600418-Lec26-Wait-Statements-in-VHDL.pdf 822.86KB
  138. 09 - Loops in VHDL/001 Loops in VHDL.mp4 169.77MB
  139. 09 - Loops in VHDL/002 Loop Simulation Using MODELSIM.mp4 125.61MB
  140. 09 - Loops in VHDL/30190830-Lec-Loops-in-VHDL.pdf 895.16KB
  141. 09 - Loops in VHDL/38401164-loop-end-loop4.vhd 619B
  142. 09 - Loops in VHDL/30190880-exitEx2.vhd 414B
  143. 09 - Loops in VHDL/38401168-while-loop-example.vhd 362B
  144. 09 - Loops in VHDL/30190870-nextEx2.vhd 340B
  145. 09 - Loops in VHDL/38401172-for-loop-example.vhd 295B
  146. 09 - Loops in VHDL/30190864-nextEx1.vhd 221B
  147. 09 - Loops in VHDL/30190878-exitEx1.vhd 174B
  148. 10 - Packages, Components, Functions, Procedures/004 VIVADO Application_ Defining components and using them in VHDL codes.mp4 234.85MB
  149. 10 - Packages, Components, Functions, Procedures/003 Components in VHDL.mp4 165.00MB
  150. 10 - Packages, Components, Functions, Procedures/002 VIVADO Application_ Package declaration and Its use in the main program.mp4 128.93MB
  151. 10 - Packages, Components, Functions, Procedures/001 Packages in VHDL.mp4 94.60MB
  152. 10 - Packages, Components, Functions, Procedures/29924576-Lec29-Packages.pdf 1.91MB
  153. 10 - Packages, Components, Functions, Procedures/29925882-Lec30-Components.pdf 1.11MB
  154. 10 - Packages, Components, Functions, Procedures/29926244-Lab8-P3.vhd 1.11KB
  155. 10 - Packages, Components, Functions, Procedures/29926246-Lab8-P4.vhd 1.07KB
  156. 10 - Packages, Components, Functions, Procedures/29925102-Lab8-P1.vhd 611B
  157. 10 - Packages, Components, Functions, Procedures/29925106-Lab8-P2.vhd 587B
  158. 11 - Intellectual Property (IP) Cores, and Use of IP Cores for VHDL Design/001 VIVADO Application_ Add_Subtract IP Code use in VHDL Code.mp4 318.19MB
  159. 11 - Intellectual Property (IP) Cores, and Use of IP Cores for VHDL Design/30123384-lab9.pdf 126.31KB
  160. 11 - Intellectual Property (IP) Cores, and Use of IP Cores for VHDL Design/30113306-lab9-P2.vhd 763B
  161. 11 - Intellectual Property (IP) Cores, and Use of IP Cores for VHDL Design/30113304-lab9-P1.vhd 628B
  162. 12 - Programming FPGA Using ARTY-7 35T Evaluation Board and VIvado/001 Constraints Files Used For the Programming of FPGAs.mp4 259.41MB
  163. 12 - Programming FPGA Using ARTY-7 35T Evaluation Board and VIvado/002 Programming FPGA Using ARTY-7 35T Evaluation Board and XILINX VIVADO.mp4 229.24MB
  164. 12 - Programming FPGA Using ARTY-7 35T Evaluation Board and VIvado/22488348-Lec27-Vivado-Projects.pptx 4.74MB
  165. 12 - Programming FPGA Using ARTY-7 35T Evaluation Board and VIvado/30411576-arty-rm.pdf 1.16MB
  166. 12 - Programming FPGA Using ARTY-7 35T Evaluation Board and VIvado/30411574-Arty-Master.xdc.txt 19.11KB
  167. 12 - Programming FPGA Using ARTY-7 35T Evaluation Board and VIvado/30411580-lab11.vhd 252B
  168. 13 - Fixed and Floating Point Numbers in VHDL/001 Simulation of Fixed-Point VHDL Implementations in VIVADO.mp4 338.03MB
  169. 13 - Fixed and Floating Point Numbers in VHDL/38453138-Fixed-point-numbers-ModelSimSimulation.pdf 271.43KB
  170. 13 - Fixed and Floating Point Numbers in VHDL/38453190-fixedTest2.vhd 969B
  171. 13 - Fixed and Floating Point Numbers in VHDL/38453184-fixedTest.vhd 776B